


では、「大きないできる。」では、「大きないできる。「ないできる。」では、「大きないできる。」できる。「ないできる。」できる。「ないできる。「ないできる。」できる。「ないできる。」できる。「ないできる。

# DATA GENERATORS & DATA ANALYZERS

Data Generator/Analyzer System Models 8180A, 8181A, 8182A

- Digital ac parametric and functional characterization
- 50 MHz, 1 kbit/channel
- Direct measurements, 100 ps/10 mV resolution



Upper: HP 8180A Data Generator Lower: HP 8181A Data Generator Extender Up to 64\* channels with HP 8180A and two 8181A's.

- Variable sampling point delay in synchronous opera
- Real-time data comparison
- Convenient softkey operating concept with live key board





HP 8182A Data Analyzer (up to 32\* channels)

\*Number of channels can be doubled by parallel operation.

#### An Affordable Engineering Tool for At-Speed Characterization of Digital Hardware.

This compact, benchtop system is designed for manual and automatic engineering investigations on all types of digital hardware. It also upgrades ATS to at-speed testing. Features such as the same high resolution for generator and analyzer, and matched control signals, guarantee the viability of these measurements. Modularity promotes cost-effectivity because the number of channels can be increased without loss of speed or memory.

The same guided operating concept speeds familiarization, and common HP-IB syntax and free format accelerate programming. Live keyboards give rapid parameter access without changing software. Data entry is simplified by the predefined patterns and extensive edit features. Mixed logic needs are solved because up to 6 different levels can be assigned to any number of individual channels.

Timing capabilities include individual delay and width on two clock channels for dual-phase applications, and on RZ data channels for setup and hold time measurements. HP 8181A Extender group delay allows separate timing of e.g. simulated address signals.

High-speed pulses and clean shape provide performance for all common logic. Variable, high resolution levels allow worst-case conditions to be measured. The segmentable memory allows initialization and looping of data (upon an external signal) to be set up.

#### Data Analyzer

In addition to at-speed analysis, comparison and glitch detection, the HP 8182A also measures multichannel output timing like propagation delays because the sampling point is variable. For investigations in e.g. the setup/hold interval, a real-time compare mode examines data stability throughout a programmable window; any deviation from the expected state is displayed and error signals permit operations such as 'stop on error' for trapping sporadic faults.

#### Specifications

Specifications apply for operating temperatures from 0°

## HP 8180A/8181A Data Generator/Extend

#### Memory and Channels

Memory depth: 1024 bit/channel

Number of channels: up to 64 using HP 8180A with two Extenders. Up to 128 channels with 2 sets of equipment in operation.

#### HP 8180A Channels

RZ (return-to-zero) channels: independent variable width in each of up to 8 channels.

NRZ (non-return-zero) channels: Up to 16 channels number of RZ channels. Fixed timing.

Strobe channel: NRZ data or clock. Fixed timing Clock channels: independent delay and width in each of

Clock I can be selected to run continuously in Break state modes')

### HP 8181A Channels

NRZ: up to 24 channels. Fixed timing within an Extended lay with respect to HP 8180A.

## Memory Loading

Codes: bin, oct, hex, dec (address codes: oct, hex, dec)

Entry: Keyboard or HP-IB.

Displayed channel order: user-defined.

Line edit: insert, delete, macro.

Channel edit: clear, set, copy, prbs, counts, entry me

#### Cycle Modes

Single, Auto, Initialization + Auto, Gated, Initializati (Initialization data is output at the beginning of the f Break state: implemented by manual or external BREA or by strobe channel bit. Data is held at current add external RUN command cause same cycle to continu

#### Modes (Cont.)

state: implemented by manual or external STOP command. is held at current address and the cycle is terminated. Manual or mai RUN command trigger a new cycle.

period: 20 ns to 950 ms (1.05 Hz to 50 MHz). Ext clock 0 to

tive to strobe channel): 0.0 ns to 950 ms, max 90% period -18ns. in: 10.0 ns to 950 ms, max 90% period -8ns. 22ns for NRZ channels and RZ channels programmed for https://doi.org/10.1001/j.com/10.100

olution: 3 digits (best case 100 ps).

\*\*racy: +5% of programmed value + Ins.\*\*

± ≤0.2% + 100 ps (+ additional 50 ps for delay and width).

buts
out impedance: 50 Ohm
ind clock: 4 different high level / low level pairs can be defined usigned to any number of individual outputs. Each channel has

endent normal / complement switching. Common 'off'.
-out: can be selected for 50 Ohm of high impedance load (comselection for all channels).

50 Ohm load High-impedance load h level: V level: Solution: ~1.50 to +5.50 V -1.00 to +17.0 V -2.00 to +5.00 V-2.00 to +16.0 V 3 digits (10 mV) 3 digits (best case 20 mV) 1.0 to 17 V plitude: 0.5 to 5.5 V isitions:

to 90% (3 + | 0.2 ampl |) ns (3 + | 0.5 ampl) nsto 80% at ECL levels: 1.5 ns obe: ECL/TTL selectable

## 8182 Data Analyzer

## mory and Channels

mory depth: 1024 bit/channel

mber of channels: up to 32. Can be doubled by parallel operaof two HP 8182A's.

xected data memory: 1024 bit/channel, segmentable.

codes: bin, oct, hex (address code: dec).

ntry: Keyboard, HP-IB or read-in from DUT.

isplayed channel order: user-defined.

ine edit: word mask (don't care), insert, delete.

hannel edit: clear, set, copy, mask (don't care), exchange.

hysis / store-and-compare: synchronous sampling with variaanalog sampling point delay or asynchronous sampling. Compariwith expected data, if required.

Displays: state list, timing diagram, or error map

effich detection: down to 5 ns. Memory depth is halved when litch detection is selected.

ringer condition: can be selected to start or stop analysis.

di-lime compare: comparison of actual with expected data mughout a time window. Window has variable analog delay and th. Real-time and latched error output signals are provided. Display: error map.

trigger conditions: starts comparison.

#### uming

iternal clock: 0 to 50 MHz.

chative to external clock): 0.0 ns to 1 s, max 95% period - 1 ns Ompare window width: 10.0 ns to 1 s, max 95% period - 9 ns

channel skew: ≤2 ns

esolution: 3 digits (best case 100 ps). ccuracy: ±5% of programmed value ±1 ns. ernal clock: 1 Hz to 50 MHz (1-2-5) steps).

#### Inputs

Data: 6 different thresholds or dual threshold pairs can be defined and assigned to any number of individual inputs.

Clock: programmable threshold and selectable slope (positive, nega-

Input Impedance: 1 MOhm, <7pF.

Control signals: (100 kOhm / 50 Ohm selectabel input impedance) Trigger arm and ext stop signals: independent programmable thresholds and selectable slope (positive, negative, don't care).

Trigger qualifier and clock qualifier signals: independent programmable threshold and selectable levels (high, low, don't

Threshold range: -10.0 to +10.0 V. Dynamic range: threshold ± 10 V

Resolution: 3 digits (best case 10 mV).

### Trigger

Trigger arm, word and qualifier, digital filter (1 to 16), clock and qualifier, delay (0 to 65535

-5 to to 05555).	,
Ordering Information	
HP 8180A Data Generator* (includes 8 NRZ channels)	Price
nels) nels) nels)	\$15,900
Opt 001 4 addition 1 x p.m.	
Opt 001 4 additional NRZ channels	\$2,300
	\$5,500
HP 8181A Data Generator Extender (includes 8 NRZ channels)	\$9,400 \$9,400
	57,400
Opt 001 4 additional NRZ channels	£2.200
The Country Dates And Wagner Country of the country	\$2,300
Opt 001 8 additional channels	\$15,800
to caples not included	\$5,100
HP 8180A/8181A/8182A Accessories	
HP 15407A 8182A cable and (supplied)	\$105
HP 15407A 8182A cable set with probes for 4 data channels (supplied)	\$370
HP 15408A 5 plug on on the	
plied with 8182A and 15413A)	\$75
HP 15409A 5 plug-on BNC adaptors	
	\$75
HP 15411A 5 plug-on coax open-end adaptors HP 15413A Tri-State Ped	\$75
HP 15413A Tri-State Pod	\$60
	\$850
Each Pod includes a set of grabbers (HP 15408A)	
	\$2120
programmable via \$180A/\$181A, selectable inhibit	
HP 15415A 5 plug-on miniprobes (for HP 10024A IC test clip)	\$75
HP 15416A cable for parallel operation of 2 each HP 8182A	\$55
	49.71.1
HP 15421A cable for parallel operation of 2 each HP 8180A	\$55
HD 154004	955
HP 15422A 8180A cable set for clock 1, clock 2 and strobe (supplied)	\$85
	ر, ه و.
HP 15423A 8180A/81A cable set for 4 data channels (supplied)	\$105
(supplied)	2405
HP 15424A Performance Board	\$1300
nP 15425A Test Head	
HP 15426A 20 solder-in recontractor (avent) to	\$4300
	\$70
HP 15428A	\$100
20 dual-in-line relays for use with HP 15425A Test	2540
HP 81800A Software Pac for series 200 controller	£1.500
Information	\$1,300
Feering	

For more detailed information the following publications are available: Product Brochure (5952-9548). Application Note (5952-9549). HP 8180A/81A Technical Data (5952-9550). HP 8182A Technical Data (5952-9551). HP 15413A/14A Technical Data (5952-9556). HP 15424A/25A Technical Data (5952-9562), HP 81800A Software Pac (5952-9558), Ordering Guide (5952-9563).

Please refer also to chapter Components & Semiconductor Measurement for detailed information of Digital Circuit Test System HP 81800S (page 369).