Specifications

D3371 Main Unit

System Function

OS: Microsoft® Windows 98 Second Edition

Main memory: 128 MB

Display unit: 10.4 inch TFT LCD color display with the touch panel functions 800 x 600 pixels, with a back-light

Floppy disk drive: 3.5 inches in two modes (720 KB/1.44 MB) Hard disk: 3.5 inches (6 GB or more)

Operating part: Panel keys and the touch panel GPIB compliant with IEEE 488.2 Measurement time base accuracy: ±10 ppm

base accuracy: Input/Output

Parallel connector: D-sub25 pins
USB connector: Type A connector,

2 channels installed for the keyboard and mouse

Ethernet connector: 10 Base-T

GPIB Connector: IEEE 488.2 bus connector

General Descriptions

Operating

environment range: +5 to +40°C

Relative humidity;

40 to 85% (without condensation)

Storage

environment range: -20 to +70°C

Relative humidity;

30 to 85% (without condensation)

AC input power source: 100 VAC and 200 VAC systems are switched

automatically

100 VAC system operation; 100 to 120 V, 50/60 Hz

200 VAC system operation; 220 to 240 V, 50/60 Hz

Power consumption: 160 VA or below

Mass: 21 kg (46.3 lbs.) or less

(module, accessories, and so on are not included)
Dimension: Approximately 424 (W) x 221 (H) x 500 (D) mm

(approximately 424 (W) x 221 (H) x 500 (D) film (approximately 16.7 (W) x 8.7 (H) x 19.7 (D) in.) (the protrusions of the rear feet, connectors,

and so on are not included)

2 Vp-p or 3 Vp-p Output Module of the Pulse Pattern Generator (PPG Module)

(2 Vp-p Output: OPTION 10, 3 Vp-p Output: OPTION 11, Pattern: OPTION 71)

Generated Pattern

Pseudo random (PRBS) pattern

Pattern length: 2ⁿ - 1 (n: 7, 9, 10, 11, 15, 23, 31)

Number of stages and generating function:

	Generating function	Standard
7	X7 + X6 + 1	ITU-T recommended V. 29
9	X ⁹ + X ⁵ + 1	ITU-T recommended V. 52
10	$X^{10} + X^7 + 1$	
		ITU-T recommended O. 152
15	$X^{15} + X^{14} + 1$	ITU-T recommended O. 151 (1/2)
23	$X^{23} + X^{18} + 1$	ITU-T recommended O. 151 (1/2)
31	$X^{31} + X^{28} + 1$	

Mark ratio (variable): 1/2, 1/4, 1/8, 0/8, 1/2, 3/4, 7/8, 8/8

Mark ratio and number of bit shift: 1 bit

Turnber of bit stifft.

Programmable (PROG) pattern
Pattern length: 1 to 8,388,608 (2²³) bit

Pattern length: Pattern length and

variable setting

variable setting		
resolution [bit]:	Pattern length range	Setting resolution
	1 to 262,144	1
	262,146 to 524,288	2
	524,292 to 1,048,576	4
	1,048,584 to 2,097,152	8
	2,097,168 to 4,194,304	16

4,194,336 to 8,388,608

Zero substitution (ZSUB) pattern

Pattern length: 2ⁿ (n: 7, 9, 10, 11, 15) bit

Continuous zero bit

length and setting resolution [bit]:

ZSUB pattern length	Continuous zero bit length range	Setting resolution
27	7 to 127	1
2°	9 to 511	1
2 ¹⁰	10 to 1023	1
2 ¹¹	11 to 2047	1
2 ¹⁵	15 to 32767	1

32

STM (SONET/SDH) pattern (OPTION 71)

Frame structure: STM-4, STM-16

Number of frames: STM-4; 1 to 107 frames STM-16; 1 to 26 frames

Payload types: Can be selected from PROG pattern and PRBS

pattern

Scrambling: Can be provided B1 byte: Can be provided

Flexible (FLEX) pattern (OPTION 71)

Number of patterns: PROG pattern; 127 types PRBS pattern: 1 type Pattern length: PROG pattern; 128 to 65,

PROG pattern; 128 to 65,536 bits (setting resolution: 64 bits) PRBS pattern; 128 to 2,097,152 bits

(setting resolution: 64 bits)

Number of combined

patterns: 1 to 1024 pattern(s)

Pattern logic: Can be logically inverted

Error Addition

Mode: Repeat, Single and External

Error addition route: Route; 1 to 16

Burst

Mode: Internal generation burst, External burst

Trigger		Clock Output	
Mode:	Can be selected from the 1/8 clock,	Number of	
	1/32 clock, pattern phase, Frames (OPTION 71) and Flexible (OPTION 71)	output paths: Coupling:	2 paths (each of CLOCK and CLOCK) DC
Pattern phase:	PRBS Pattern; output position can be varied in increment of 1 bit PROG Pattern; output position can be varied in	Amplitude range:	To GND; 0.3 to 2 Vp-p setting resolution: 10 mV ECL (to -2 V); 0.6 to 1 Vp-p setting resolution: 10mV LVPECL (to +1.3 V);
	increment of 16 bit ZSUB Pattern; output position can be varied in increment of 16 bit		0.6 to 1 Vp-p setting resolution: 10mV CML (to Vcc); 0.3 to 1 Vp-p setting resolution: 10mV
Frames (OPTION 71):	Output position can be set for each frame separately on a 16 bit basis		Exception; Vcc (termination voltage) is set between 0 V and 3.5 V in 50 mV setting resolution
Flexible (OPTION 71):	The Low level or High level can be set for each pattern	Offset range:	To GND; -2.0 to +2.0 V (High) setting resolution: 10mV ECL (to -2 V);
AUX			-1.0 to -0.6 V (High) setting resolution: 10mV
Data types:	The Low level is output for PROG pattern The High level is output for PRBS pattern		LVPECL (to +1.3 V); +2.3 to +2.7 V (High) setting resolution: 10mV CML (to Vcc); Vcc -0.2 V to Vcc +0.2 V (High) setting
Clock Input			resolution: 10 mV Exception; Vcc (termination voltage) is set between
Input amplitude:	0.5 to 2 Vp-p	Display:	0 V and 3.5 V in 50 mV setting resolution Can be switched to High, Middle, Low
Input waveform:	Rectangular wave or Sine wave (175 MHz to 3.6 GHz) Rectangular wave (10 to 175 MHz)	Rise and fall times:	60 ps (10 to 90%) or less (output amplitude ≥0.5 Vp-p)
Duty ratio:	50 ± 5%		80 ps (10 to 90%) or less (output amplitude <0.5 Vp-p)
Input impedance: Connector:	50Ω (nominal) to 0 V SMA female	Clock delay:	±1 ns (setting resolution: 1 ps)
Data Output		Load impedance: Connector:	50Ω SMA female
Frequency:	10 MHz to 3.6 GHz s: 2 paths (each of DATA and DATA)	Burst Input	
Mode:	NRZ	Input level:	0/-1 V
Coupling:	DC	Input impedance:	50Ω (nominal) to 0 V
Amplitude range 2 Vp-p output module		Connector:	SMA female
(OPTION 10)		Burst Output	
3 Vp-p output module (OPTION 11):	To GND;	Output level:	0/-1 V
(OPTION 11).	0.3 to 2 Vp-p setting resolution: 10 mV (OPTION 10) 0.3 to 3 Vp-p setting resolution: 10 mV (OPTION 11)	Load impedance: Connector:	50Ω to 0 V SMA female
	ECL (to -2V);	Error Input	
	0.6 to 1 Vp-p setting resolution: 10 mV LVPECL (to +1.3 V);	Input level:	0/-1 V
	0.6 to 1 Vp-p setting resolution: 10 mV	Input impedance:	50Ω (nominal) to 0 V
	CML (to Vcc); 0.3 to 1 Vp-p setting resolution: 10 mV	Connector:	SMA female
	Exception; Vcc (termination voltage) is set	Trigger Output	
0661	between 0 and 3.5 V in 50 mV setting resolution	Output level:	0/-1 V
Offset range:	To GND; -2.0 to +2.0 V (High) setting resolution: 10 mV	Load impedance:	50Ω to 0 V
	ECL (to -2 V);	Connector:	SMA female
	-1.0 to -0.6 V (High) setting resolution: 10 mV LVPECL (to +1.3 V);	General Description	ns
	+2.3 to +2.7 V (High) setting resolution: 10 mV	Operating	
	CML (to Vcc); Vcc -0.2 V to Vcc +0.2 V (High) setting resolution:	environment range:	+5 to +40°C
	10 mV		Relative humidity; 40 to 85% (without condensation)
	Exception; Vcc (termination voltage) is set	Storage	,
	between 0 V and 3.5 V in 50 mV setting resolution	environment range:	-20 to +70°C
	When the amplitude setting exceeds 2 Vp-p;		Relative humidity; 30 to 85% (without condensation)
	-1.0 to +1.0 V (High) setting resolution:	Power consumption:	120 VA or below
Display:	10 mV (to 0 V) Can be switched to High, Middle, Low	Mass:	6.0 kg (13.2 lbs.) or less
Rise and fall times:	60 ps (10 to 90%) or less		
	(output amplitude ≥0.5 Vp-p)		
	80 ps (10 to 90%) or less		
DATA/DATA	(output amplitude <0.5 Vp-p)		
tracking function:	Yes. User selectable		
Variable cross-point: Load impedance:	Yes. User selectable 50Ω		
Loud IIIIpoudillot.	0011	1	

Load impedance: Connector:

 50Ω SMA female

Error Detector Module	(ED Module: OPTION 12,	Received Pattern			
Pattern: OPTION 71, Erro	or Analysis: OPTION 72)	Frequency:	10 MHz to 3.6 G	Hz	
Measurement		Pseudo random (PRBS) p	oattern		
Error rate: Error count:	0.0000 x 10 ⁻¹⁷ to 1.0000 x 10 ⁻⁰ 0 to 4294967294 (Integer format)	Pattern length: Number of stages and	2 ⁿ - 1 (n: 7, 9, 10,		
Error interval (EI):	0 to 9.9999 x 10 ¹⁶ (Exponent format) 0 to 4294967294 (Integer format)	generating function:	Number Genera functio	n Standa	
Error free interval (EFI):	0.0000 to 100.0000% (Percentage format) 0 to 4294967294 (Integer format) 0.0000 to 100.0000% (Percentage format)		9 X ⁹ + X ⁵ 10 X ¹⁰ + X ⁷		nded V. 52
Frequency measurement (input clock) accuracy:	10,000,000 to 3,600,000,000 Hz		15 X15 + X1	+ 1 ITU-T recomme ⁴ + 1 ITU-T recomme ⁸ + 1 ITU-T recomme	nded O. 151 (1/2
Error performance:	±10 ppm ± 1 kHz ES; Errored Seconds EFS; Error Free Seconds	Mark askin (conintal)	31 X ³¹ + X ²	8 + 1	
	SES; Severely Errored Seconds US; Unavailable Seconds DM; Degraded Minutes	Mark ratio (variable): Mark ratio and number of bit shift:	1 bit	3, 1/2, 3/4, 7/8, 8/8	
Threshold EI/EFI: B1 error (OPTION 71):	10° to 10° Available	Programmable (PROG) p Pattern length: Pattern length and	oattern 1 to 8,388,608 (2	2 ²³) bit	
Measurement Timer		variable setting resolution [bit]:	Pattern lengtl	n range Set	ting resolution
Timer mode: Timer measurement	SINGLE, REPEAT, UNTIMED		1 to 262,144 262,146 to 52		1 2
period: Measurement interval	00 days 00 hours 00 minutes 01 seconds - 99 days 23 hours 59 minutes 59 seconds		524,292 to 1,0 1,048,584 to 2	948,576 2,097,152	4 8
timer: Measurement time base:	0.1/1 s ±10 ppm (supplied by the D3371 main unit)		2,097,168 to 4 4,194,336 to 8		16 32
Error Analysis (OPTION 7:	2)	Zero substitution (ZSUB) Pattern length: Continuous zero) pattern 2" (n: 7, 9, 10,	11, 15)	
Number of recording iterations: Result display format:	1 to 131,071 point(s) Time-series display (list format),	bit length and setting resolution [bit]:	ZSUB Pattern length	Continuous zero bit length range	Setting resolution
	statistics display (list format)		2 ⁷ 2 ⁹	7 to 127 9 to 511	1 1
Automatic Search Automatic search function:	Phase, threshold voltage, PRBS pattern		2 ¹⁰ 2 ¹¹	10 to 1023 11 to 2047	1 1
Synchronization		CTA (CONET (CDLI)	215	15 to 32767	1
Synchronization threshold Mode: Manual setting range:	Automatic/manual PROG pattern; 10° (n: 2, 3, 4, 5, 6, 7, 8, 9, 10)	STM (SONET/SDH) patter Frame structure: Number of frames:	STM-4, STM-1 STM-4; 1 to 10 STM-16; 1 to 2	07 frames	
Automatic synchronization:	PRBS pattern; 10 ⁿ (n: 2, 3, 4, 5, 6, 7)	Payload types:	Can be selecte pattern	ed from PROG pat	tern and PRBS
Re-synchronization (manual):	Yes. User selectable	Scrambling: B1 byte:	Can be provid Can be provid		
Error Detection		Flexible (FLEX) pattern (Number of patterns:	PROG pattern		
Mode Omitting/Inserting/Total:	Omitting error (0's error), inserting error (1's error), and total error	Pattern length:	PRBS pattern; PROG pattern (setting resolu	; 128 to 65,536 bit	s
Overhead/Payload/Total:	Overhead error, payload error and total error (OPTION 71)			128 to 2,097,152	bits
Specific/Other/Total:	Specific field error, not specific field error and total error	Number of combined patterns:	1 to 1024 pati	tern(s)	
Measurement Mask		Pattern logic:	Can be logica	lly inverted	
Mask route:	1 to 16 (can be set to any value in increment of 1/16 bit route)	Burst Mode:	External (the	burst input is avai	lable)
		Trigger	External title	or input is avai	
		Mode:	Pattern phase	ed form 1/16 clock (fixed), Frame (O	
		Flexible (OPTION 71):	and Flexible (The Low level pattern	OPTION 71) For High level can	be set for each

AUX

Mode:

Data type:

Can be selected from Data type and

The Low level is output for PROG pattern
The High level is output for PRBS pattern

synchronized status

Clock Input

Frequency: 10 MHz to 3.6 GHz

Termination and coupling: DC termination, AC coupling

Input amplitude: 0.3 to 2 Vp-p

Input waveform: Rectangular wave or Sine wave

MHz to 3.6 GHz)

(175 MHz to 3.6 GHz) Rectangular wave (10 to 175 MHz)

Duty ratio: $50 \pm 5\%$ Clock delay: ± 1 ns (setting resolution; 1 ps)

Input impedance: 50Ω (nominal)

Termination voltage: To GND: 0 V

To GND: 0 V ECL (to -2 V);

-2.3 to -1.7 V setting resolution: 50 mV

PECL (to +3 V):

+2.7 to +3.3 V setting resolution: 50 mV

LVPECL (to +1.3 V);

+1 to +1.6 V setting resolution: 50 mV

CML (to Vcc);

0 to 3.5 V setting resolution: 50 mV

Polarity: Can be inverted Connector: SMA female

Data Input

Frequency: 10 MHz to 3.6 GHz

Mode: NRZ

Termination and coupling: DC termination, DC coupling

Input amplitude: 0.3 to 2 Vp-p
Threshold voltage: To GND;

-2.040 to +2.040 V setting resolution: 1 mV

ECL (to -2 V);

-1.850 to -0.750 V setting resolution: 1 mV

PECL (to +3 V);

3.150 to +4.250 V setting resolution: 1 mV

LVPECL (to +1.3 V);

+1.450 to +2.550 V setting resolution: 1 mV

CML (to Vcc);

Vcc -1.1 to Vcc +0.1 V setting resolution:

1 mV (Vcc: termination voltage)

Termination voltage: To GND: 0 V

ECL (to -2 V);

-2.3 to -1.7 V setting resolution: 50 mV

PECL (to +3 V);

+2.7 to +3.3 V setting resolution: 50 mV

LVPECL (to +1.3 V);

+1 to +1.6 V setting resolution: 50 mV

CML (to Vcc);

0 to 3.5 V setting resolution: 50 mV

 $\begin{array}{lll} \text{Input impedance:} & 50\Omega \text{ (nominal)} \\ \text{Polarity:} & \text{Can be inverted} \\ \text{Connector:} & \text{SMA female} \end{array}$

Burst (Trigger) Input

Input level: 0/-1 V

Input impedance: 50Ω (nominal) to 0V

Connector: SMA female

Error Output

Output level: 0/-1 VLoad impedance: 50Ω to 0 VConnector: SMA female

Trigger Output

 Output level:
 0/-1 V

 Load impedance:
 50Ω to 0 V

 Connector:
 SMA female

General Descriptions

Operating

environment range: +5 to +40°C

Relative humidity;

40 to 85% (without condensation)

Storage

environment range: -20 to +70°C

Relative humidity;

30 to 85% (without condensation) 90 VA or below

Power consumption: Mass:

6 kg (13.2 lbs.) or less

3.6 GHz Synthesizer Module (OPTION 13)

Clock Signal Source

Generated frequency

range: 10 MHz to 3.6 GHz

Frequency setting

1 kHz

Frequency accuracy: Within ±2 ppm
SSB phase noise: -85 dBc/Hz or less (10 kHz offset)
External reference: Yes. See below for specifications

Clock Output

Output waveform:

Output amplitude: 1.2 \pm 0.6 Vp-p (175 MHz \leq f \leq 3.6 GHz)

0.7 \pm 0.4 Vp-p (10 MHz \leq f <175 MHz) Sine wave (175 MHz \leq f \leq 3.6 GHz)

Square wave (10 MHz ≤f <175 MHz)

Load impedance: 50Ω

Connector: SMA female

10 MHz Output (when outputting the internal reference signal)

Frequency: 10 MHz
Frequency accuracy: Within ±2 ppm
Output amplitude: 0 dBm ±5 dB
Coupling: AC

Connector: SMA female

10 MHz Input (when inputting the external reference signal)

Frequency: 10 MHz
Input level: 0 dBm ±5 dB
Coupling: AC

Connector: SMA female

General Descriptions

Operating

environment range: +5 to +40°C

Relative humidity;

40 to 85% (without condensation)

Storage

environment range: -20 to +70°C

Relative humidity;

30 to 85% (without condensation)

Power consumption: 80 VA or below

Mass: 3.5 kg (7.7 lbs.) or less

Jitter Tolerance (OPTION70)

Jitter Generation

Clock frequency

10 to 3200 MHz range:

Band 1; 800 MHz ≤ clock frequency ≤3200 MHz Band 2; 175 MHz ≤ clock frequency <800 MHz Band 3; 10 MHz ≤ clock frequency <175 MHz

Clock frequency setting resolution: 1 kHz

Jitter frequency range:


10 Hz to 20 MHz (Band 1)

10 Hz to 5 MHz (Band 2) 10 Hz to 2 MHz (Band 3)

Jitter frequency setting resolution: 10 Hz

Jitter amplitude range:

0 to 800 Ulp-p (Band 1, Band 2) 0 to 200 Ulp-p (Band 3)



Band 1 (800 MHz ≤ clock frequency ≤3200 MHz)

Jitter	f _o	f ₁	f ₂ to f ₃	f ₃ to f ₄	f ₅
frequency [Hz]	10	20	200 to 5 k	5 to 300 k	20 M
Maximum Jitter	A 5		А3	A2	A1
amplitude [Ulp-p]	800	500	50	20	0.3

Band 2 (175 MHz ≤ clock frequency ≤800 MHz)

Jitter	f _o	f,	f ₂ to f ₃	f ₃ to f ₄	f ₅
frequency [Hz]	10	20	200 to 5 k	5 to 125 k	5 M
Maximum Jitter	A 5		А3	A2	A1
amplitude [Ulp-p]	800	500	50	20	0.5

Band 3 (10 MHz ≤ clock frequency ≤175 MHz)

Jitter	f _o	f,	f ₂ to f ₃	f ₃ to f ₄	f ₅
frequency [Hz]	10	20	200 to 5 k	5 to 200 k	2 M
	A 5			A2	A 1
amplitude [Ulp-p]	200	120	12	5	0.5

Jitter amplitude accuracy:

setting resol

A reference standard; ITU-T O.172 Jitter amplitu

ude ution:	
	Banc

	Jitter amplitude setting range	Setting resolution
Band 1 Band 2	0 to 5 Ulp-p 5 to 50 Ulp-p 50 to 500 Ulp-p 500 to 800 Ulp-p	0.01 Ulp-p 0.1 Ulp-p 1 Ulp-p 2 Ulp-p
Band 3	0 to 1 Ulp-p 1 to 10 Ulp-p 10 to 100 Ulp-p 100 to 200 Ulp-p	0.01 Ulp-p 0.1 Ulp-p 1 Ulp-p 2 Ulp-p

Jitter Tolerance Measurement

Measurement

mode:

Can be selected from the following modes Search mode; Jitter tolerance points are searched automatically

Sweep mode; Jitter tolerance at specified points

are measured

Available option configurations table

	/	11017	/22/	13	/10/	(1)
Configurations	opt	JON 1011	OPT OPT	JON 13 OPT	ION TO OPT	JON 71 OPT
No. 1	NO	YES	NO	NO	NO	NO
No. 2	NO	YES	NO	NO	NO	YES
No. 3	YES	NO	YES	NO	NO	NO
No. 4	YES	NO	YES	NO	YES	NO
No. 5	YES	YES	YES	NO	NO	NO
No. 6	YES	YES	YES	YES	NO	NO
No. 7	YES	YES	YES	NO	YES	NO
No. 8	YES	YES	YES	NO	NO	YES
No. 9	YES	YES	YES	YES	YES	NO
No. 10	YES	YES	YES	YES	NO	YES
No. 11	YES	YES	YES	NO	YES	YES
No. 12	YES	YES	YES	YES	YES	YES

Please contact our office for other configurations.

Module options

OPTION 10:	Pulse Pattern Generator (2 Vp-p output) module
OPTION 11:	Pulse Pattern Generator (3 Vp-p output) module
OPTION 12:	Error Detector module
OPTION 13:	3.6 GHz synthesizer module

Measurement function options

OPTION 70:	Jitter Tolerance option
OPTION 71:	Pattern option
OPTION 72:	Frror phase analysis ontion







Microsoft and Windows are registered trademarks of Microsoft Corporation.

Please be sure to read the product manual thoroughly before using the products. Specifications may change without notification.